

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/630,883	08/02/2000	Khosrow Golshan	82259/156	7954
7590 08/31/2005			EXAMINER	
Alistair K Chan			CHANG, AUDREY Y	
Foley & Lardne Firstar Center	r	ART UNIT	PAPER NUMBER	
777 East Wisconsin Avenue			2872	
Milwaukee, WI 53202-5367			DATE MAILED: 08/31/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)					
Office Action Summary		09/630,883	GOLSHAN, KHO	GOLSHAN, KHOSROW				
		Examiner	Art Unit					
		Audrey Y. Chang	2872					
The MAILING Period for Reply	DATE of this communication app	ears on the cover sheet wi	th the correspondence a	ddress				
WHICHEVER IS LC - Extensions of time may be after SIX (6) MONTHS from the North street in No period for reply is significant to reply within the Any reply received by the	ATUTORY PERIOD FOR REPLY NGER, FROM THE MAILING DATE of available under the provisions of 37 CFR 1.13 on the mailing date of this communication. Decified above, the maximum statutory period waset or extended period for reply will, by statute, Office later than three months after the mailing timent. See 37 CFR 1.704(b).	ATE OF THIS COMMUNIC 36(a). In no event, however, may a re rill apply and will expire SIX (6) MON cause the application to become AB	CATION. eply be timely filed THS from the mailing date of this ANDONED (35 U.S.C. § 133).					
Status								
1)⊠ Responsive to	communication(s) filed on 05 Ju	ılv 2005.						
2a)⊠ This action is	` '	action is non-final.						
<u>'</u>	olication is in condition for allowar	nce except for formal matt	ers, prosecution as to th	e merits is				
,	ordance with the practice under E	· · · · · · · · · · · · · · · · · · ·	·					
Disposition of Claims								
4)⊠ Claim(s) 23-3	• 4)⊠ Claim(s) <u>23-30 and 47-78</u> is/are pending in the application.							
,	4a) Of the above claim(s) <u>23-30</u> is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.								
6)⊠ Claim(s) <u>47-78</u> is/are rejected.								
	_ is/are objected to.							
· · · · · · · · · · · · · · · · · · ·	_ are subject to restriction and/o	r election requirement.						
		4						
Application Papers								
· — ·	on is objected to by the Examine							
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.								
	not request that any objection to the							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) The oath or de	eclaration is objected to by the Ex	aminer. Note the attached	d Office Action or form P	PTO-152.				
Priority under 35 U.S.0	C. § 119							
a) All b) S 1. Certifie 2. Certifie 3. Copies applica	ent is made of a claim for foreign ome * c) \(\sum \) None of: d copies of the priority documents d copies of the priority documents of the certified copies of the priority tion from the International Bureau and detailed Office action for a list	s have been received. s have been received in A rity documents have been u (PCT Rule 17.2(a)).	pplication No received in this Nationa	al Stage				
Attachment(s) 1) Notice of References C	tited (PTO-892)	4) 🗌 Interview S	Summary (PTO-413)					
2) Notice of Draftsperson	s Patent Drawing Review (PTO-948) Statement(s) (PTO-1449 or PTO/SB/08)	Paper No(s	s)/Mail Date nformal Patent Application (P	ГО-152)				

Art Unit: 2872

DETAILED ACTION

Remark

- This Office Action is in response to applicant's amendment filed on July 5, 2005, which has been entered into the file.
- By this amendment, the applicant has amended claims 47, 55, 65, and 69.
- Claims 23-30 are withdrawn from further consideration pursuant to 37 CFR 1.142(b), as being drawn to a nonelected invention, there being no allowable generic or linking claim. Applicant timely traversed the restriction (election) requirement in Paper No. 4.
- Claims 47-78 remain pending in this application.

Drawings

1. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(4) because reference characters "720" and "710" have both been used to designate the same element in Figure 8. And the numerical references "730" and "710" designate the same part in Figure 8. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

In response to applicant's arguments which state that the different numerical references are referred to different elements, however this is not the base for overcome the objection since this proves

Art Unit: 2872

that the drawings needed to be amended so that the same element in the drawing does not represent different elements as intended.

Response to Amendment

The amendment filed on January 14, 2005 is objected to under 35 U.S.C. 132(a) because it introduces new matter into the disclosure. 35 U.S.C. 132(a) states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows: claims 47, 55, 65, and 69 have been amended to include the feature "the interference region ... is uninterrupted by any other material within the interference region". The specification fails to give positive support for such since the interference regions are bounded by various materials such as substrate, translucent material, first layer, doped junction second layer etc. as shown in Figure 8 and pages 12 and 13 in the specification. It is also implicitly true that the interference region is defined by these boundary layers; the "uninterruption" is not possible in the sense that then the interference region will not be defined. (This objection has been set forth in the previous Office Action).

Applicant is required to cancel the new matter in the reply to this Office Action.

In response to applicant's arguments concerning the support for "the interference region ... is uninterrupted by any other material within the interference region", the applicant is respectfully noted that the specification simply fails to provide such explicit teaching.

3. The amendment filed on July 5, 2005 is objected to under 35 U.S.C. 132(a) because it introduces new matter into the disclosure. 35 U.S.C. 132(a) states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows: claims 47, 55, 65 and 69 have been amended to include the feature "the interference region being formed of the second material (or optical transmission material for claim 65) and bounded on its periphery by material other than the second material (or optical transmission material)". The

specification simply fails to give support for the other material for bounding the periphery of the interference region is "other than the second material".

Applicant is required to cancel the new matter in the reply to this Office Action.

Claim Rejections - 35 USC § 112

4. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

5. Claims 47-78 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

The reasons for rejection based on the newly added matters are set forth in the paragraph above.

6. Claims 55-64 are rejected under 35 U.S.C. 112, first paragraph, as containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

Claim 55 has been amended to include the phrase "a predetermined axis in the interference region along which maximum interference of optical signals in the interference region is caused".

The specification and claims fail to teach how could the maximum interference be **caused** "along a predetermined axis in the interference region". The applicant is respectfully requested to study the standard optic textbook for "interference". It is not clear how could the interference be caused along an axis. It is possible to define a direction along such the constructive interference occurs.

Art Unit: 2872

Claims 56-64 inherit the rejection from their based claim.

7. Claims 54, and 68 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

The specification and the claims also fail to teach how could the optical logic circuit provides both the NOT and NOT AND logical functions, as recited in claims 54, 68 and 77. The applicant is respectfully noted that page 6 of specification only discloses that the NOT AND (NAND) gate is used to construct a NOT gate. The specification does not give positive support for the logic function to be BOTH the NOT and NOT AND gates.

The applicant is advised to amend the claims to make the intended limitations clear.

Applicant is respectfully noted as indicated by the applicant in the remark, no single interference region is possible to provide both the NOT and NAND functions.

Claim Objections

- 8. Claims 47-78 are objected to because of the following informalities:
- (1). The phrase "interference region ... is uninterrupted by any other material within the interference region" recited in amended claims 47, 55, 65 and 69 is confusing and indefinite for it is not clear what does this phrase mean? Since on one hand, the interference region is defined by the many boundary materials and on the hand the interference region is a region that two light wavefront intercept and interfere and it will never be interrupted or else the interference will never occur.

Appropriate correction is required.

Art Unit: 2872

Claim Rejections - 35 USC § 103

9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

10. Claims 47-58, and 63-78 are rejected under 35 U.S.C. 103(a) as being unpatentable over the patent issued to Usagawa et al (PN. 5,233,205).

Usagawa et al teaches an *optical logic circuit* based on quantum well design wherein the optical logic circuit comprises a *substrate* comprising a *first optical material*, (such as 50 in Figure 5A or 95 in Figure 6A or 6B), and *a second optical layer overlaying the substrate* wherein the second optical layer are formed or patterned to have a plurality of *optical pathways* or *optical conduits*, (52 in Figure 5A or 100, 101 and 102 in Figure 6B), wherein an *interference regions* are formed of the second optical layer as shown in Figures 1A to 1G. Usagawa et al teaches that a plurality of *waveguides* (3, 4, and 5) are used to provide *optical input signals* to a plurality of *input gates* (10, 10' and 10"), wherein the optical input signals *enter* and *intercepts* at a three-dimensional region surrounded and *defined* by potential barriers (1), which then serves as the *interference region*, that includes or is connected to at least one *output window* (300') such that the input optical signals intercept and interfere with each other. An *output gate* (20, Figures 1A to 1G) is connected with the interference region to provide an *optical output signal*. Usagawa et al teaches that the optical output signal is a *Boolean logic output signal*, wherein the optical logic circuit can be designed to provide NOT (invert, Figure 1D), NOT AND (NAND, Figure 1F), and exclusive OR (NOR Figure 1G) optical logic functions, respectively.

Application/Control Number: 09/630,883

Art Unit: 2872

Claims 47, 55, 65 and 69 have been amended to include the feature having the interference region comprises the second materials and is bounded on its periphery by material other than the second material and the interference region is un*interrupted by any other materials within the interference region*". This feature is not clearly supported by the specification. Usagawa et al teaches explicitly that the interference region is the region defined by the optical pathways or conduits (52, or 101-109), that optical signals pass through and interfere with each other. Usagawa et al teaches *explicitly* that the optical pathways or optical conduits or the interference region comprises the second material such as GaAs and the interference region is bounded at its periphery (such as barrier 2, 2' and 1 in Figures 1A-3E and 51 in Figure 5A, please see columns 5 and 11) by a material such as Al_xGa_{1-x}As, which is different from the GaAs material for making up the interference region. Since the interference region is the regions that optical signals interfere with each other, the region is not interrupted by any other materials. With regard to the amended claim 65, the second material GaAs is optical transmission material.

With regard to the feature that the "output signal having one of two intensities, either a substantially on or a substantially off intensity". This feature is implicitly met by the disclosure of Usagawa et al, since Usagawa et al teaches a *Boolean logic gate and* the optical output signal is a *Boolean logic output signal*, which implicitly include ON and OFF output intensities.

With regard to claims 48, 51, 56-58, 66, 70-72, and 74, Usagawa et al teaches the optical logic circuit may be designed to give NOT logic function as the output signal, (Figure 1D), wherein an optical input signal may be a *constant coherent input signal*, ("1") that enters the interference regions through the input gate (10), and a *second input coherent optical signal* (X) may be switched ON or OFF and enters the interference region through the *second input gate* (10'). When the second coherent input signal is turned ON, the input signals from both gates interfere with each other to essentially cancel each other so that an invert or NOT optical logical function is resulted as the optical output signal, (please see Figure 1D, column 8, lines 8-25).

Art Unit: 2872

With regard to claims 49-50, 67, 68, 69, 75, and 77, Usagawa et al teaches that the optical logic circuit may be designed to give NAND logic function, (Figure 1F), wherein three input optical signals are used.

This reference has met all the limitations of the claims. With regard to the feature concerning "the output is positioned along a chosen line, of many lines, along which destructive interference occurs". Usagawa et al does not teach such explicitly however this feature is to the least inherently met by the cited reference since the optical logic gate of Usagawa et al performs the same Boolean logic functions as the instant application and the output signal of the Boolean logic function is the direct result of the interference of the input optical signals, the arrangement of the output therefore has to align in the claimed manner to produce the Boolean logic output results. With regard to the feature of the "interference line is aligned with the output when the light input at the second input is on". This feature is implicitly included in the disclosure since only when light propagates through the pathways, the quantum waves are generated. It is implicitly true that within the interference region there is at least one axis along which maximum constructive interference would occur.

With regard to claim 69, it is implicitly true that the interference properties of the input signals in the interference region are determined by the input signals and the physical structure of the interference region.

With regard to claims 63 and 64, this reference also does not teach explicitly that a laser diode or a semiconductor diode is used as the light source for generating the optical wave. However laser diode or laser semi-conductive diode are both well known light sources for operating optical logic circuit, such feature is either inherently met or an obvious modification to one skilled in the art for providing proper light sources with proper energy required to operate the optical logic circuit.

11.

Claims 59-62 are rejected under 35 U.S.C. 103(a) as being unpatentable over the patent

Page 9

issued to Usagawa et al as applied to claim 55 above, and further in view of the patent issued to

Logan et al (PN. 3,837,728).

In re Leshin, 125 USPQ 416.

The optical logic circuit taught by Usagawa et al as described for claim 55 above has met all the limitations of the claims. Usagawa et al teaches that the optical logic circuit may use gallium arsenide (GaAs) material as the substrate layer however it does not teach explicitly to use doped GaAs material, silicon or doped silicon materials as the substrate layer and optical layer for pathways (i.e. waveguides) respectively. However these materials are all well known semi-conductive materials for making waveguides or even optical logic circuit, as demonstrated by the teachings of Logan et al wherein a GaAs layer is used as substrate layer wherein doped GaAs layer is used as the optical waveguide. It would then have been obvious matters of design choices to one skilled in the art to use the claimed materials as the materials for designing the optical logic circuits for the benefit of using desired materials that provide the desired performance. It has also been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended used as a matter of obvious design choice.

Response to Arguments

- Applicant's arguments with respect to claims 47-78 have been considered but are moot in view of 12. the new ground(s) of rejection.
- Applicant's arguments are mainly based on the newly amended features and they have been fully 13. addressed in the paragraphs above.
- In response to applicant's arguments concerning the interpretation of "uninterrupted interference 14. regions" the applicant is respectfully noted that all of the regions defined by optical pathways (101-109 and 52) of cited Usagawa et al reference are uninterrupted the same way as the instant application

particularly shown in Figure 8. Since interference region is referred to the region that optical signals interfere with each and it therefore cannot be interrupted in any way for otherwise the light will not interfere with each other. Applicant's arguments concerning the light source recited in cited Usagawa et al reference are not correct since the instant application also fails to disclose the light source is constant in value for different logic gate functions.

Conclusion

15. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Audrey Y. Chang whose telephone number is 571-272-2309. The examiner can normally be reached on Monday-Friday (8:00-4:30), alternative Mondays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Drew Dunn can be reached on 571-272-2312. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 09/630,883

Art Unit: 2872

Page 11

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Audrey Y. Chang, Ph.D. Primary Examiner

Art Unit 2872

A. Chang, Ph.D.